PATENT

This listing of claims will replace all prior versions, and listings of claims in the application:

Listing of Claims:

sbs 7

1. (Currently amended): An integrated circuit, comprising:

a first transistor;

an analog-to-digital converter coupled to the first transistor;

a digital encoder circuit coupled to receive output signals of the analog-to digital-converter; and

an impedance matching circuit coupled to receive output signals of the digital encoder circuit, the digital encoder output signals characterized by values, wherein the impedance matching circuit comprises a plurality of second transistors coupled in parallel, wherein an impedance of the impedance matching circuit increases in response to a change in the values of the digital encoder output signals in a first direction and wherein the impedance of the impedance matching circuit decreases in response to a change in the values of the digital encoder output signals in a second direction.

- 2. (Original): The integrated circuit of claim 1 wherein the first transistor is coupled to a resistor.
- 3. (Original): The integrated circuit of claim 1 wherein the impedance matching circuit is coupled in parallel with an I/O pin of the integrated circuit.
- 4. (Original): The integrated circuit of claim 1 wherein the impedance matching circuit is coupled in series with an I/O pin of the integrated circuit.
- 5. (Original): The integrated circuit of claim 4 wherein the impedance matching circuit is coupled to a buffer circuit that is coupled to the I/O pin.
- 6. (Original): The integrated circuit of claim 1 further comprising a plurality of impedance matching circuits coupled to receive output signals of the digital encoder circuit,



PATENT

Bonts

wherein the plurality of impedance matching circuits each comprises a plurality of transistors coupled in parallel.

- 7. (Original): The integrated circuit of claim 1 wherein the analog-to-digital converter comprises a plurality of comparators that provide the analog-to-digital converter output signals.
- 8. (Original): The integrated circuit of claim 7 wherein the analog-to-digital converter comprises a plurality of resistors that set threshold voltages for the plurality of comparators.
- 9. (Original): The integrated circuit of claim 1 wherein the plurality of second transistors of the impedance matching circuit comprises four transistors coupled in parallel.
- 10. (Original): The integrated circuit of claim 1 wherein the plurality of second transistors of the impedance matching circuit comprises five transistors coupled in parallel.
- pin of an integrated circuit using an impedance matching circuit, the method comprising:

 generating a first signal in response to an impedance of a first transistor;

 converting the first signal into a plurality of second signals; and

 setting an impedance of the impedance matching circuit in response to the

 plurality of second signals, wherein the impedance matching circuit is part of the integrated circuit and the impedance of the impedance matching circuit increases in response to a first condition of the plurality of second signals and decreases in response to a second condition of the plurality of second signals.

PATENT

Bidd

- 12. (Original): The method of claim 11 wherein generating the first signal comprises generating the first signal from a resistor divider circuit that comprises the first transistor and a resistor.
- 13. (Original): The method of claim 11 wherein converting the first signal in to a plurality of second signals comprises converting the first signal into a plurality of digital signals using an analog-to-digital converter.
- 14. (Currently amended): The method of claim 13 wherein converting the first signal in to a plurality of second signals further comprises converting the plurality of digital signals into the plurality of second signals using a digital encoder circuit, wherein the plurality of second signals is fewer in number than the plurality of digital signals.
- 15. (Original): The method of claim 14 wherein the digital encoder circuit converts the digital signals into the plurality of second signals that are a binary bit representation of the digital signals.
- 16. (Original): The method of claim 11 wherein setting the impedance of the impedance matching circuit further comprises causing each one of a plurality of second transistors to be ON or OFF in response to the plurality of second signals.
- 17. (Original): The method of claim 16 wherein the plurality of second transistors comprises at least four transistors coupled in parallel.
- 18. (Original): The method of claim 11 wherein the impedance matching circuit comprises at least five transistors coupled in parallel.
- 19. (Original): The method of claim 11 wherein setting the impedance of the impedance matching circuit further comprises setting the impedance of a plurality of impedance matching circuits wherein each one of the plurality of impedance matching circuits comprises a plurality of transistors coupled in parallel.

PATENT

Big

- 20. (Original): The method of claim 19 wherein the plurality of impedance matching circuits are coupled in series or in parallel with respect to an associated I/O pin of the integrated circuit.
 - 21. (Currently amended): An integrated circuit comprising: programmable logic circuitry; a first transistor for generating an analog signal;

circuitry for generating a plurality of digital signals in response to the analog signal, wherein the circuitry includes an analog-to-digital converter, and the digital signals comprise a binary representation of the analog signal; and

an impedance matching circuit comprising a plurality of second transistors, wherein each of the second transistors is coupled to receive one of the digital signals, wherein a first state of the digital signals results in an increase in a resistance of the impedance matching circuit and a second state of the digital signals results in a decrease in the resistance of the impedance matching circuit.

- 22. (Original): The integrated circuit of claim 21 further comprising a plurality of impedance matching circuits, each comprising a plurality of transistors that are each coupled to receive one of the digital signals.
- 23. (Original): The integrated circuit of claim 22 wherein each of the impedance matching circuits are associated with an I/O pin of the integrated circuit.
- 24. (Original): The integrated circuit of claim 23 wherein a subset of the impedance matching circuits are coupled to a buffer circuit.
- 25. (Original): The integrated circuit of claim 23 wherein a subset of the impedance matching circuits are coupled in parallel with an associated one of the I/O pins.
- 26. (Original): The integrated circuit of claim 21 wherein the circuitry further comprises a digital encoder circuit coupled to the analog-to-digital converter.

PATENT

Ay control

- 27. (Original): The integrated circuit of claim 21 wherein the first transistor is coupled to an off-chip resistor, and wherein the first transistor and the off-chip resistor form a resistor divider.
- 28. (Original): The integrated circuit of claim 21 wherein the plurality of second transistors comprises at least four transistors coupled in parallel.